

Digital_lock simulation results

```
Time=0 | Password=0000 | Enter=0 | Unlock=0 | Alarm=0
# Time=20000 | Password=1010 | Enter=1 | Unlock=0 | Alarm=0
# Time=30000 | Password=1010 | Enter=0 | Unlock=0 | Alarm=0
# Time=35000 | Password=1010 | Enter=0 | Unlock=1 | Alarm=0
# Time=50000 | Password=0001 | Enter=1 | Unlock=1 | Alarm=0
# Time=55000 | Password=0001 | Enter=1 | Unlock=0 | Alarm=0
# Time=60000 | Password=0001 | Enter=0 | Unlock=0 | Alarm=0
# Time=80000 | Password=0011 | Enter=1 | Unlock=0 | Alarm=0
# Time=90000 | Password=0011 | Enter=0 | Unlock=0 | Alarm=0
# Time=110000 | Password=0100 | Enter=1 | Unlock=0 | Alarm=0
# Time=120000 | Password=0100 | Enter=0 | Unlock=0 | Alarm=0
# Time=135000 | Password=0100 | Enter=0 | Unlock=0 | Alarm=1
# Time=140000 | Password=1010 | Enter=1 | Unlock=0 | Alarm=1
# Time=150000 | Password=1010 | Enter=0 | Unlock=0 | Alarm=1
# Time=170000 | Password=1010 | Enter=0 | Unlock=0 | Alarm=0
# Time=200000 | Password=1010 | Enter=1 | Unlock=0 | Alarm=0
# Time=210000 | Password=1010 | Enter=0 | Unlock=0 | Alarm=0
# Time=215000 | Password=1010 | Enter=0 | Unlock=1 | Alarm=0
# Time=235000 | Password=1010 | Enter=0 | Unlock=0 | Alarm=0
# ** Note: $finish : C:/Users/ragha/Documents/verilog
projects/work/work/digital_lock_tb.v(109)
# Time: 260 ns Iteration: 0 Instance: /digital_lock_tb
```